Re: TI-H: General questions with a possibly big im

To: ti-hardware@lists.ticalc.org
Subject: Re: TI-H: General questions with a possibly big im
From: tsaimelv@pilot.msu.edu (Mel Tsai)
Date: Fri, 17 Jul 1998 05:17:59 GMT
Delivered-To: ti-hardware-outgoing@towerguard.unix.edu.sollentuna.se
In-Reply-To: <l03130302b1d3d9384693@[192.168.1.66]>
References: <l03130308b1d0d9c1482b@[192.168.1.66]> <l03130317b1d0bcb57450@[192.168.1.66]> <l03130317b1d0bcb57450@[192.168.1.66]> <l03130308b1d0d9c1482b@[192.168.1.66]> <l0313030eb1d0de0d4a87@[192.168.1.66]> <35b2c957.3078600@pilot.msu.edu> <l03130303b1d28305d2d7@[192.168.1.66]> <l03130335b1d2c1d89718@[192.168.1.66]> <l03130374b1d3d0983fb7@[192.168.1.66]> <l03130302b1d3d9384693@[192.168.1.66]>
Reply-To: ti-hardware@lists.ticalc.org


>>$2500 is enough to buy a good machine, so yes, you're in a financially
>>beneficial
>>position.  And what's worse, 25 compared to the age of 120, or 4.77 at the
>>age of
>>100MHz?  I'm not saying I'm some kind of godlike hacker, but I learned
>>more about
>>code optimization by using a slow machine than most ppl will learn on a
>>fast one.
>
>And you are the one saying I should use a powerful chip to do a powerful
>task?  The AVR with optimized code gets better transfer rates than a 486
>25.

Umm, grant, get your head out of the clouds :).

You're comparing a puny 8 bit AVR with a 32 bit architecture with a
floating point unit and 8k of L1 cache.  It can do a 32 bit memory
access in half of a typical AVR cycle.  I *think* it can handle a bit
more bandwidth.

Just look at the SpecInt's if you're still confused.

-Mel

Follow-Ups: