Re: TI-H: direct bus access

To: ti-hardware@lists.ticalc.org
Subject: Re: TI-H: direct bus access
From: "Bryan Christopher Turner" <bcturner@eos.ncsu.edu>
Date: Fri, 23 Jan 1998 10:21:25 -0500
In-Reply-To: Christopher Lambert <clambert@sparcy.geneva.edu> "Re: TI-H: direct bus access" (Jan 21, 12:34pm)
References: <Pine.SOL.3.91.980121123417.25704A-100000@sparcy.geneva.edu>
Reply-To: ti-hardware@lists.ticalc.org



>
> Does anyone know the pin number on the CPU or some other place to get the
> I/O enable that you mentioned?
>

Just NOT the other lines together.. ie: (NOT RAM) AND (NOT ROM) == I/O

  As far as I know, the I/O line is internal (since all the I/O ports are
internal registers on the 68K-type chip that TI is using).  Actually, the chip
bieng used is awful similar to the 68300 series of MPUs from Motorola, check
out the PDFs on the Motorola web site.  (68302 & 307 if I recall correctly)  I
have verified that they are NOT either of these two chips though, so some other
features must have been added/changed (or my simple tests were just plain
wrong).

--Bryan
bcturner@eos.ncsu.edu

References:

Re: TI-H: direct bus access

From: Christopher Lambert <clambert@sparcy.geneva.edu>

From:

Prev: Re: TI-H: CryoCalc :)
Next: TI-H: unsubscribe
Index(es):
- Main
- Thread